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Analysis of the Subthreshold Current of
Pocket or Halo-Implanted nMOSFETs
Raymond J. E. Hueting, Senior Member, IEEE, and Anco Heringa
Abstract—In this work, we analyzed the subthreshold current
(ID) of pocket implanted MOSFETs using extensive device simu-
lations and experimental data. We present an analytical model for
the subthreshold current applicable for any type of FET and show
that the subthreshold current of nMOSFETs, which is mainly due
to diffusion, is determined by the internal two-dimensional hole
distribution across the device. This hole distribution is affected by
the electric potential of the gate and the doping concentration in
the channel. The results obtained allow accurate modelling of the
subthreshold current of future generation MOS devices.
Index Terms—Complementary MOSFETs (CMOSFETs), cur-
rent, MOS devices, semiconductor device modeling, simulation.
I. INTRODUCTION
POCKET or halo implants in CMOS technology were orig-inally used to reduce short-channel effects in downscaled
bulk devices [1], [2]. Huge research effort is presently un-
dertaken to improve pocket-implanted MOSFETs with respect
to source–drain resistances, junction capacitances, threshold
voltage rolloff, and off-current [3]–[5]. In particular, the off-
current is largely affected by the subthreshold current (ID).
In the subthreshold regime, the nMOSFET is in weak inver-
sion or diffusion mode, in which the electrons have to cross
a potential barrier in the silicon channel region. For a pocket-
implanted MOSFET, there can, in fact, be two barriers espe-
cially in a long channel, as shown in Fig. 1. Hence, conventional
formulas for ID in uniformly doped MOSFETs [6]–[8] are not
applicable here.
In [9], it was stated that the surface-potential variation in the
channel of pocket-implanted devices is important, which partly
explains the physics behind the subthreshold current.
In [10], an analytical model for ID of pocket-implanted
devices was proposed based on the surface-potential variation.
In this model, the subthreshold current depends on the doping
concentration of the pocket implants only, but it includes the
integral of the exponent of the surface potential along the
channel region. However, it does not give the correct picture
for long-channel pocket-implanted devices (> 2 µm) and for
the situation when the pocket implants from the source-side and
drain side overlap each other in the middle of the channel region
(short-channel devices).
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Fig. 1. Schematic cross section of an nMOSFET with a p+ pocket-implanted
channel region (top) and schematic diagram in the channel region (bottom).
Note the potential barriers caused by the pocket implants that also affect the
surface potential ψs.
A more physically based analytical surface-potential model
for pocket-implanted devices, which is applicable for the whole
range of channel lengths, was proposed in [11]. However, in
[12], Pang and Brews proposed an approximated subthreshold
current model determined by an “effective” channel length that
was used as a fit parameter and the minimal surface potential in
the channel region. This subthreshold current model, for which
the derivation was not clarified in the text, was claimed to be
applicable for the situation when the pocket implants do not
overlap.
In summary, it seems that the physics describing ID in
pocket-implanted MOSFETs is not well understood. Therefore,
in this paper, we analyzed the ID of these devices. In Section II,
we describe the theory of ID and present a new analytical
model that forms the basis of a new compact model. We show
that the subthreshold current of nMOSFETs is determined by
the internal two-dimensional (2-D) hole distribution across the
device, which is affected by the gate bias. In Section III,
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we use device simulation and experimental data for showing
the validity of the theory described in Section II. Finally, in
Section IV, we come up with conclusions.
II. BASIC THEORY
For the derivation of the subthreshold current model, we have
the following assumptions.
1) Boltzmann’s approximation is applicable.
2) There is no current flow through the gate dielectric and
no recombination in the channel region, which yields a
constant channel current.
3) The hole Fermi potential ϕFP is constant in the channel
region.
4) There is no interface charge.
5) There is no quantum confinement.
For convenience, we assume no vertical current flow [assump-
tion 2)], and therefore, we can define the electron current
density as
Jn(x, y) = −q · n(x, y)µn(x, y)dϕFN(x)
dx
(1)
where q, n, µn, and ϕFN are the elementary charge, the electron
concentration, the mobility, and the electron Fermi potential, re-
spectively. The lateral and perpendicular distances with respect
to the gate dielectric are denoted by x and y, respectively. The
coordinate (x, y) = (0, 0) corresponds with the position below
the gate edge at the source-side inside the silicon (Fig. 1).
Integrating all current density paths described by (1) inside
the silicon perpendicular to the gate dielectric (y-direction), it
can be stated that
I(x) =
tSi∫
0
Jn(x, y)dy
= − q dϕFN(x)
dx
tSi∫
0
n(x, y)µn(x, y)dy (2)
where I is the electron current per-unit width and tSi is the
(p-type) silicon layer thickness underneath the gate.
Next, applying assumption 1) for the electron concentration,
n can be expressed as
n(x, y) =
n2ie(x, y)
p(x, y)
· exp
(
ϕFP − ϕFN(x)
uT
)
(3)
where nie is the actual intrinsic carrier concentration, which
may include bandgap narrowing effects due to heavy doping
or material (composition) variation, uT = kT/q (thermal volt-
age), and ϕFP is the hole Fermi potential, which is assumed
to be constant [assumption 3)]. Because of the use of pocket
implantations, the hole concentration and consequently the
electron concentration depends on the x-coordinate.
Then, substituting (3) in (2) yields
I(x) =
tSi∫
0
Jn(x, y)dy
= − q dϕFN(x)
dx
tSi∫
0
µn(x, y)
n2ie(x, y)
p(x, y)
· exp
(
ϕFP − ϕFN(x)
uT
)
dy
and hence
I(x) ·


tSi∫
0
µn(x, y)
n2ie(x, y)
p(x, y)
dy


−1
= −q · exp
(
ϕFP − ϕFN(x)
uT
)
dϕFN(x)
dx
. (4)
Using assumption 2), i.e., I(x) = I , and integrating (4) as a
function of x yields
I ·
L∫
0


tSi∫
0
µn(x, y)
n2ie(x, y)
p(x, y)
dy


−1
dx
= −q ·
ϕFN,D∫
ϕFN,S
exp
(
ϕFP − ϕFN(x)
uT
)
dϕFN (5)
where L is the total device length and ϕFN,S and ϕFN,D are
the electron quasi-Fermi potential at the source and drain,
respectively. For L, the device length can be taken starting in
the source diffusion and running into the drain diffusion. The
reason for this is that the contribution to the integral of the
values within the source and drain regions is negligible. This
is induced by the direct link of the hole concentration with the
subthreshold current (5).
Furthermore, the Einstein relation holds for minority trans-
port [assumption 1)], and is expressed as
Dn
µn
=
kT
q
(6)
where Dn is the diffusion coefficient.
By performing the integration at the right-hand side of (5)
and using (6), the diffusion current per-unit width can be
expressed as
ID = −q · n
2
io
GCH
·
(
1− exp
(
−VDS
uT
))
(7a)
where nio is the intrinsic carrier concentration of pure sili-
con and
GCH =
L∫
0


tSi∫
0
(
nie(x, y)
nio
)2(
Dn(x, y)
p(x, y)
)
dy


−1
dx. (7b)
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Hence, the 2-D hole distribution p(x, y) determines the sub-
threshold current. Equations (7a) and (7b) apply for any type of
FET, including double-gate devices. However, the equations for
p(x, y) and the potential ψ(x, y) depend on the type of FET.
The hole concentration for our devices can be expressed as
p(x, y) = NA(x, y) · exp
(
−ψ(x, y)
uT
)
(8)
implying that the hole concentration depends on the electrosta-
tic potential and the doping concentration.
For very short channel devices, the subthreshold current is
limited by the electron saturation velocity in the drain depletion
layer. This implies that there is a limit in the drain–current
despite of a continuous reduction of the hole concentration
in parameter GCH in (7b). For this situation, Dn depends on
the lateral electric field. In the devices presented here, this
velocity saturation effect in the subthreshold current is not
important, as discussed further in Section III. When the channel
length is comparable to the mean free path of the electrons, the
electron transport may become quasi-ballistic, and as a result,
the electron velocity may locally reach a value larger than the
saturation velocity.
Assuming a constant doping concentration in y-direction, no
material (composition) variation, and no heavy doping effects,
(7b) can be simplified to
GCH =
1
Dn
(
nio
nie
)2 L∫
0
NA(x)


tSi∫
0
exp
(
ψ(x, y)
uT
)
dy


−1
dx
=
1
Dn
(
nio
nie
)2
· PCH. (9)
As shown in (9), the doping concentration and the potential
distribution are inside the integral; hence, not only the dop-
ing concentration of the pocket implantation is important, as
reported earlier [10].
Furthermore, because the mobile charge can be neglected
with respect to the depletion charge in diffusion mode, we may
assume that the total surface charge Qs is equal to the depletion
charge.
Hence,
Qs(x) ≈ −
√
2qεSiNA(x)ψs(x) (10)
where εSi is the silicon dielectric constant and ψs is the surface
potential.
The total gate voltage can be divided by the voltage drop over
the silicon layer (VSi) and the one over the oxide layer (Vox)
and can be expressed as
VGB =VSi(x) + Vox(x)
=φm − φs(x) + ψs(x)− Qs(x)
Cox
(11)
where φm and φs(x) are the workfunction of the gate electrode
and the silicon, respectively. Cox = εox/tox, where tox and εox
are the oxide thickness and dielectric constant, respectively.
After substituting (10) in (11), we can derive the surface
potential as
ψs(x) =
qNA(x)εSi
C2ox
+ (VGB − VFB(x))−
√
qNA(x)εSi
C2ox
·
√
(qNA(x)εSi + 2 (VGB − VFB(x)) · C2ox). (12)
The vertical potential distribution can be derived using the
one-dimensional (1-D) Poisson’s equation. Neglecting the mo-
bile charge again, we can express the vertical electric field
E(y) as
∂E(y)
∂y
= −qNA(x)
εSi
. (13)
We also know that, at the depletion layer edge (y =W ), the
vertical electric field is zero. Hence, applying (13) yields
E(y) =
qNA(x)
εSi
· (W (x)− y) . (14)
As a result, because −∂ψ(x, y)/∂y = E(y) and ψ(x, 0) =
ψs(x), we can express the potential as
ψ(x, y) =
qNA(x)
εSi
(
y2
2
−W (x) · y
)
+ ψs(x). (15)
ψs is, in fact, the maximum potential in the channel in y-
direction and hence gives the minimum (surface) hole concen-
tration (8) that affects GCH drastically (9).
However, as shown in Fig. 1, the surface potential depends on
the horizontal (x) direction due to the lateral redistribution of
charge carriers (i.e., holes) in the nonuniformly doped channel
region and the source and drain depletion regions. Equation
(12) gives qualitatively only the correct trend for ψs(x) because
we basically assumed it to be dependent only on the doping
concentration and applied gate bias.
We can use (7a), (9), and (12) for qualitatively understanding
the experimental and simulation data discussed in Section III.
III. RESULTS
The motivation for this paper was to analyze ID in pocket-
implanted MOSFETs. In order to do so, we first fitted our
device simulations to the measurements using MEDICI [13]
with block-shaped doping profiles in the channel, which are
uniformly perpendicular to the gate. We used the substrate
doping concentration (5 · 1016 cm−3), the width (75 nm), and
the doping concentration (7.3 · 1017 cm−3) of the pocket im-
plants as fit parameters. The oxide thickness was 2 nm. In
the simulation work, the field- and doping-dependent Lombardi
mobility model [14] was used.
Some results for a device with a gate length LG of 90 nm are
shown in Fig. 2. The data show a subthreshold slope of about
75 mV/dec and a threshold voltage of about 0.4 V. We see an
increase of the subthreshold current due to the drain-induced
barrier lowering, which is directly related to the reduction of
the parameter PCH in our model (9), as discussed further in this
section. As shown, the simulation data are in good agreement
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Fig. 2. Experimental (lines) and simulation data (open symbols) of the
drain–current ID versus the gate–source voltage VGS for the saturation
mode (VDS = 1.2 V, top) and the linear mode (VDS = 25 mV, bottom) of
the 90-nm-gate-length device (T = 300 K).
Fig. 3. Experimental (closed symbols) and simulation data (open symbols)
of the transconductance gm per-unit gate width versus the gate length LG for
VGS = VDS = 1.2 V(T = 300 K).
Fig. 4. Experimental (closed symbols) and simulation data (open symbols)
of the subthreshold current ID versus the gate length LG for VGS = 50 mV
(top) and VGS = 0.15 V (bottom) for both linear region (VDS = 25 mV) and
saturation region modes (VDS = 1.2 V, T = 300 K).
with the experiments. We also checked the simulation data of
the (maximum) transconductance (Fig. 3), and we also obtained
good agreement with the experimental data. Therefore, we
think that it is legitimate to use simulation data for further
investigation.
Fig. 4 shows the experimental data of ID in linear and satura-
tion region modes against the gate length (LG). For practically
Fig. 5. Simulated hole distributions in the channel region for three
gate lengths: LG = 90, 130, and 240 nm (VGS = 0.15 V, VDS = 25 mV,
T = 300 K).
all applied voltages, the simulation data are in good agreement.
The trend that the ID of the 5-µm device is higher than that of
the 90-nm device in the linear region mode, whereas it is the
opposite in the saturation mode is also correct. The systematic
difference between simulations and measurements for large LG
is possibly due to a somewhat overestimated substrate doping
concentration.
Because we used block-shaped profiles in the simulations,
from which the results are in agreement with the measurements,
we may say that the exact shape of the doping profile is not
important rather the integral PCH, as described in (9). This
could drastically simplify the (analytical) calculations with (7a)
and (9). Given the integral PCH at low bias, the shape of the
doping profile is becoming more important for calculating the
drain-induced barrier-lowering effect in short-channel devices,
as discussed further in this section.
For VGS = 0.15 V and VDS = 25 mV, the simulated hole
distribution in x-direction just underneath the channel is de-
picted in Fig. 5 for three LGs: 90, 130, and 240 nm. For the
240-nm device, the hole distribution has two peak values caused
by the pocket implants at the source- and drain side. In the
130-nm device, the pocket implants from the source side and
drain side overlap in the middle of the channel. This increases
the peak channel doping concentration, which reduces the sur-
face potential according to (12), and hence drastically increases
the peak hole concentration according to (8). By reducing LG
from 130 to 90 nm, the peak doping concentration does not
change, but due to the source- and drain-induced depletion
layers, the hole concentration reduces. For LG greater than
240 nm, the integral of the hole concentration continuously
increases because nothing changes in the pocket implants;
only the contribution of the substrate doping increases, inte-
grating it over a longer (channel) length. Hence, the oppo-
site trend aforementioned for the hole distribution is observed
for ID (Fig. 4).
In order to show the validity of the theory described in (9)
in combination with (7a), we calculated in our device simulator
the integrals for obtaining PCH, assuming a constant mobility
and intrinsic carrier concentration. Fig. 6 shows the ID versus
the parameter PCH for different LGs and three different gate
biases. As expected, for the same LG, the increase in gate bias
results in an increase of PCH because of the reduction of the
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Fig. 6. Simulated subthreshold currents ID for all available gate lengths LG
versus the parameter PCH for three different applied VGSs of 0.1, 0.15, and
0.2 V (T = 300 K). The drawn line represents analytical data obtained from
(7a) and (9).
Fig. 7. Drain–source characteristics for VGS = 0.15 V for three devices:
90, 240, and 10 µm. Closed and open symbols represent experimental and
simulation data, respectively. For reference, the experimental value of the
drain–current at VDS = 25 mV was taken.
minimum hole concentration. For all gate biases, the ID(PCH)
graph shows straight lines with a slope of −1.017, indicating
that, indeed, (9) in combination with (7a) can be used. For
reference, analytical data obtained from (7a) and (9) are shown
in the same figure. We used the product of the diffusion coef-
ficient and intrinsic carrier concentration as a fitting parameter
(Dn · n2i = 5.6 · 1021 cm−1 · s−1). In the saturation mode, the
same behavior was observed for the ID(PCH) graph. For this
case, the graph is shifted somewhat more upward.
The fact that the hole concentration can directly be linked
with the subthreshold currents also implies that, in short-
channel pocket-implanted devices, the hole distribution should
be (and is) affected by the drain-induced barrier-lowering ef-
fect. This effect can be described as follows: At high VDS, the
potential at the drain side of the channel is increased, thereby
reducing the hole concentration locally (8). This reduces PCH
drastically in short-channel devices because, for these devices,
the peak hole concentrations in the pocket implants are forming
the dominant factor in the integral in (9); hence, this affects the
current via (7a).
In Fig. 7, simulated drain–source curves for the three differ-
ent devices (90-, 240-, and 10-µm) are shown at VGS = 0.15 V,
in which some experimental data points are indicated.
For instance, in the simulations of the 10-µm devices, we see
an increase of about a factor of 2 in the current when VDS is
increased from 25 mV to 1.2 V, as done in the experiments.
Fig. 8. Simulated hole distributions of the 90- and 240-nm devices in the
horizontal direction of the channel region just underneath the gate for different
applied drain–source biases 25 mV and 1.2 V (T = 300 K, VGS = 0.15 V).
When changing from a gate length of 240 to 90 nm, this factor
rises from about 2.5 to 10. In the experiments, however, we
see a stronger increase for the 90-nm device, which is 25. This
difference could be caused by the shape of the doping pro-
files that becomes relatively more important for short-channel
devices. In our simulation work, we used uniformly shaped
doping profiles in the channel region, which is, of course, not
realistic. For a less uniform channel doping profile, however,
the drain depletion layer extends more in the channel region.
This yields a lower PCH and consequently a larger change
in current.
Fig. 8 shows the hole distributions for the 90- and 240-nm
devices at VDS = 25 mV and 1.2 V. As shown, there is a strong
reduction of the hole concentration in the 90-nm device com-
pared with that of the 240-nm device when the drain–source
voltage is increased. For the former, the integral of the hole dis-
tributions reduces by about a factor of 5 when VDS is increased
from 25 mV to 1.2 V. When we take into account the change in
the electron quasi-Fermi level [the term (1 − exp(−VDS/uT ))
in (7a)], we calculate a total change in current of about a
factor of 9, which is close to the factor observed earlier for
the simulated drain–current. This indicates that the velocity
saturation effect in the drain depletion layer is not important
for the subthreshold current in our devices, and hence, (7a) and
(7b) are applicable.
IV. CONCLUSION
We analyzed the subthreshold current of pocket-implanted
nMOSFETs, and we have shown that it is directly linked with
the 2-D hole distribution in the transistor. The results obtained
so far improve the understanding of the subthreshold currents in
FETs, which is important for future device modeling. The next
step would be to come up with a compact model that is suited
for modeling these transistors based on this paper and compare
this with models reported earlier. This could imply simplifying
(9) and (12) drastically.
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